473 lines
13 KiB
C
473 lines
13 KiB
C
/* Public Domain */
|
|
|
|
/*
|
|
* RK3288 clocks.
|
|
*/
|
|
|
|
#define RK3288_PLL_APLL 1
|
|
#define RK3288_PLL_CPLL 3
|
|
#define RK3288_PLL_GPLL 4
|
|
#define RK3288_PLL_NPLL 5
|
|
#define RK3288_ARMCLK 6
|
|
|
|
#define RK3288_CLK_SDMMC 68
|
|
#define RK3288_CLK_TSADC 72
|
|
#define RK3288_CLK_UART0 77
|
|
#define RK3288_CLK_UART1 78
|
|
#define RK3288_CLK_UART2 79
|
|
#define RK3288_CLK_UART3 80
|
|
#define RK3288_CLK_UART4 81
|
|
#define RK3288_CLK_MAC_RX 102
|
|
#define RK3288_CLK_MAC_TX 103
|
|
#define RK3288_CLK_SDMMC_DRV 114
|
|
#define RK3288_CLK_SDMMC_SAMPLE 118
|
|
#define RK3288_CLK_MAC 151
|
|
|
|
#define RK3288_ACLK_GMAC 196
|
|
|
|
#define RK3288_PCLK_I2C0 332
|
|
#define RK3288_PCLK_I2C1 333
|
|
#define RK3288_PCLK_I2C2 334
|
|
#define RK3288_PCLK_I2C3 335
|
|
#define RK3288_PCLK_I2C4 336
|
|
#define RK3288_PCLK_I2C5 337
|
|
#define RK3288_PCLK_TSADC 346
|
|
#define RK3288_PCLK_GMAC 349
|
|
|
|
#define RK3288_HCLK_HOST0 450
|
|
#define RK3288_HCLK_SDMMC 456
|
|
|
|
#define RK3288_XIN24M 1023
|
|
|
|
/*
|
|
* RK3308 clocks.
|
|
*/
|
|
|
|
#define RK3308_PLL_APLL 1
|
|
#define RK3308_PLL_DPLL 2
|
|
#define RK3308_PLL_VPLL0 3
|
|
#define RK3308_PLL_VPLL1 4
|
|
#define RK3308_ARMCLK 5
|
|
|
|
#define RK3308_USB480M 14
|
|
#define RK3308_CLK_RTC32K 15
|
|
#define RK3308_CLK_UART0 17
|
|
#define RK3308_CLK_UART1 18
|
|
#define RK3308_CLK_UART2 19
|
|
#define RK3308_CLK_UART3 20
|
|
#define RK3308_CLK_UART4 21
|
|
#define RK3308_CLK_PWM0 26
|
|
#define RK3308_CLK_TSADC 36
|
|
#define RK3308_CLK_SARADC 37
|
|
#define RK3308_CLK_CRYPTO 41
|
|
#define RK3308_CLK_CRYPTO_APK 42
|
|
#define RK3308_CLK_SDMMC 48
|
|
#define RK3308_CLK_SDMMC_DRV 49
|
|
#define RK3308_CLK_SDMMC_SAMPLE 50
|
|
#define RK3308_CLK_SDIO 53
|
|
#define RK3308_CLK_SDIO_DRV 54
|
|
#define RK3308_CLK_SDIO_SAMPLE 55
|
|
#define RK3308_CLK_EMMC 58
|
|
#define RK3308_CLK_MAC_SRC 63
|
|
#define RK3308_CLK_MAC 64
|
|
#define RK3308_CLK_MAC_RMII 67
|
|
|
|
#define RK3308_ACLK_BUS_SRC 130
|
|
#define RK3308_ACLK_BUS 131
|
|
#define RK3308_ACLK_PERI_SRC 132
|
|
#define RK3308_ACLK_PERI 133
|
|
#define RK3308_ACLK_MAC 134
|
|
#define RK3308_ACLK_CRYPTO 135
|
|
#define RK3308_ACLK_GIC 137
|
|
|
|
#define RK3308_HCLK_BUS 150
|
|
#define RK3308_HCLK_PERI 151
|
|
#define RK3308_HCLK_SDMMC 154
|
|
#define RK3308_HCLK_CRYPTO 171
|
|
|
|
#define RK3308_PCLK_BUS 190
|
|
#define RK3308_PCLK_PERI 192
|
|
#define RK3308_PCLK_MAC 195
|
|
|
|
#define RK3308_XIN24M 1023
|
|
|
|
/*
|
|
* RK3328 clocks.
|
|
*/
|
|
|
|
#define RK3328_PLL_APLL 1
|
|
#define RK3328_PLL_DPLL 2
|
|
#define RK3328_PLL_CPLL 3
|
|
#define RK3328_PLL_GPLL 4
|
|
#define RK3328_PLL_NPLL 5
|
|
#define RK3328_ARMCLK 6
|
|
|
|
#define RK3328_CLK_RTC32K 30
|
|
#define RK3328_CLK_SDMMC 33
|
|
#define RK3328_CLK_SDIO 34
|
|
#define RK3328_CLK_EMMC 35
|
|
#define RK3328_CLK_TSADC 36
|
|
#define RK3328_CLK_UART0 38
|
|
#define RK3328_CLK_UART1 39
|
|
#define RK3328_CLK_UART2 40
|
|
#define RK3328_CLK_WIFI 53
|
|
#define RK3328_CLK_I2C0 55
|
|
#define RK3328_CLK_I2C1 56
|
|
#define RK3328_CLK_I2C2 57
|
|
#define RK3328_CLK_I2C3 58
|
|
#define RK3328_CLK_CRYPTO 59
|
|
#define RK3328_CLK_PDM 61
|
|
#define RK3328_CLK_VDEC_CABAC 65
|
|
#define RK3328_CLK_VDEC_CORE 66
|
|
#define RK3328_CLK_VENC_DSP 67
|
|
#define RK3328_CLK_VENC_CORE 68
|
|
#define RK3328_CLK_TSP 92
|
|
#define RK3328_CLK_MAC2IO_SRC 99
|
|
#define RK3328_CLK_MAC2IO 100
|
|
#define RK3328_CLK_MAC2IO_EXT 102
|
|
|
|
#define RK3328_DCLK_LCDC 120
|
|
#define RK3328_HDMIPHY 122
|
|
#define RK3328_USB480M 123
|
|
#define RK3328_DCLK_LCDC_SRC 124
|
|
|
|
#define RK3328_ACLK_VOP_PRE 131
|
|
#define RK3328_ACLK_RGA_PRE 133
|
|
#define RK3328_ACLK_BUS_PRE 136
|
|
#define RK3328_ACLK_PERI_PRE 137
|
|
#define RK3328_ACLK_RKVDEC_PRE 138
|
|
#define RK3328_ACLK_RKVENC 140
|
|
#define RK3328_ACLK_VPU_PRE 141
|
|
#define RK3328_ACLK_VIO_PRE 142
|
|
|
|
#define RK3328_PCLK_BUS_PRE 216
|
|
#define RK3328_PCLK_PERI 230
|
|
|
|
#define RK3328_HCLK_PERI 308
|
|
#define RK3328_HCLK_BUS_PRE 328
|
|
#define RK3328_HCLK_CRYPTO_SLV 337
|
|
|
|
#define RK3328_XIN24M 1023
|
|
#define RK3328_CLK_24M 1022
|
|
#define RK3328_GMAC_CLKIN 1021
|
|
|
|
/*
|
|
* RK3399 clocks.
|
|
*/
|
|
|
|
#define RK3399_PLL_ALPLL 1
|
|
#define RK3399_PLL_ABPLL 2
|
|
#define RK3399_PLL_DPLL 3
|
|
#define RK3399_PLL_CPLL 4
|
|
#define RK3399_PLL_GPLL 5
|
|
#define RK3399_PLL_NPLL 6
|
|
#define RK3399_PLL_VPLL 7
|
|
#define RK3399_ARMCLKL 8
|
|
#define RK3399_ARMCLKB 9
|
|
|
|
#define RK3399_CLK_I2C1 65
|
|
#define RK3399_CLK_I2C2 66
|
|
#define RK3399_CLK_I2C3 67
|
|
#define RK3399_CLK_I2C5 68
|
|
#define RK3399_CLK_I2C6 69
|
|
#define RK3399_CLK_I2C7 70
|
|
#define RK3399_CLK_SDMMC 76
|
|
#define RK3399_CLK_SDIO 77
|
|
#define RK3399_CLK_EMMC 78
|
|
#define RK3399_CLK_TSADC 79
|
|
#define RK3399_CLK_UART0 81
|
|
#define RK3399_CLK_UART1 82
|
|
#define RK3399_CLK_UART2 83
|
|
#define RK3399_CLK_UART3 84
|
|
#define RK3399_CLK_SPDIF_8CH 85
|
|
#define RK3399_CLK_I2S0_8CH 86
|
|
#define RK3399_CLK_I2S1_8CH 87
|
|
#define RK3399_CLK_I2S2_8CH 88
|
|
#define RK3399_CLK_I2S_8CH_OUT 89
|
|
#define RK3399_CLK_MAC_RX 103
|
|
#define RK3399_CLK_MAC_TX 104
|
|
#define RK3399_CLK_MAC 105
|
|
#define RK3399_CLK_UPHY0_TCPDCORE 126
|
|
#define RK3399_CLK_UPHY1_TCPDCORE 128
|
|
#define RK3399_CLK_USB3OTG0_REF 129
|
|
#define RK3399_CLK_USB3OTG1_REF 130
|
|
#define RK3399_CLK_USB3OTG0_SUSPEND 131
|
|
#define RK3399_CLK_USB3OTG1_SUSPEND 132
|
|
#define RK3399_CLK_PCIEPHY_REF 138
|
|
#define RK3399_CLK_SDMMC_DRV 154
|
|
#define RK3399_CLK_SDMMC_SAMPLE 155
|
|
#define RK3399_CLK_PCIEPHY_REF100M 167
|
|
|
|
#define RK3399_DCLK_VOP0 180
|
|
#define RK3399_DCLK_VOP1 181
|
|
#define RK3399_DCLK_VOP0_DIV 182
|
|
#define RK3399_DCLK_VOP1_DIV 183
|
|
#define RK3399_DCLK_VOP0_FRAC 185
|
|
#define RK3399_DCLK_VOP1_FRAC 186
|
|
|
|
#define RK3399_ACLK_PERIPH 192
|
|
#define RK3399_ACLK_PERILP0 194
|
|
#define RK3399_ACLK_CCI 201
|
|
#define RK3399_ACLK_GMAC 213
|
|
#define RK3399_ACLK_VOP0_NOC 216
|
|
#define RK3399_ACLK_VOP0 217
|
|
#define RK3399_ACLK_VOP1_NOC 218
|
|
#define RK3399_ACLK_VOP1 219
|
|
#define RK3399_ACLK_HDCP 222
|
|
#define RK3399_ACLK_VIO 227
|
|
#define RK3399_ACLK_EMMC 240
|
|
#define RK3399_ACLK_USB3OTG0 246
|
|
#define RK3399_ACLK_USB3OTG1 247
|
|
#define RK3399_ACLK_USB3_GRF 249
|
|
#define RK3399_ACLK_GIC_PRE 262
|
|
|
|
#define RK3399_PCLK_PERIPH 320
|
|
#define RK3399_PCLK_PERILP0 322
|
|
#define RK3399_PCLK_PERILP1 323
|
|
#define RK3399_PCLK_I2C1 341
|
|
#define RK3399_PCLK_I2C2 342
|
|
#define RK3399_PCLK_I2C3 343
|
|
#define RK3399_PCLK_I2C5 344
|
|
#define RK3399_PCLK_I2C6 345
|
|
#define RK3399_PCLK_I2C7 346
|
|
#define RK3399_PCLK_TSADC 356
|
|
#define RK3399_PCLK_GMAC 358
|
|
#define RK3399_PCLK_DDR 376
|
|
#define RK3399_PCLK_WDT 380
|
|
|
|
#define RK3399_HCLK_PERIPH 448
|
|
#define RK3399_HCLK_PERILP0 449
|
|
#define RK3399_HCLK_PERILP1 450
|
|
#define RK3399_HCLK_HOST0 456
|
|
#define RK3399_HCLK_HOST0_ARB 457
|
|
#define RK3399_HCLK_HOST1 458
|
|
#define RK3399_HCLK_HOST1_ARB 459
|
|
#define RK3399_HCLK_SDMMC 462
|
|
#define RK3399_HCLK_VOP0_NOC 472
|
|
#define RK3399_HCLK_VOP0 473
|
|
#define RK3399_HCLK_VOP1_NOC 474
|
|
#define RK3399_HCLK_VOP1 475
|
|
|
|
/* PMUCRU */
|
|
|
|
#define RK3399_PLL_PPLL 1
|
|
|
|
#define RK3399_CLK_I2C0 9
|
|
#define RK3399_CLK_I2C4 10
|
|
#define RK3399_CLK_I2C8 11
|
|
|
|
#define RK3399_PCLK_I2C0 27
|
|
#define RK3399_PCLK_I2C4 28
|
|
#define RK3399_PCLK_I2C8 29
|
|
#define RK3399_PCLK_RKPWM 30
|
|
|
|
#define RK3399_XIN24M 1023
|
|
#define RK3399_CLK_32K 1022
|
|
#define RK3399_XIN12M 1021
|
|
#define RK3399_CLK_I2S0_DIV 1020
|
|
#define RK3399_CLK_I2S0_FRAC 1019
|
|
#define RK3399_CLK_I2S1_DIV 1018
|
|
#define RK3399_CLK_I2S1_FRAC 1017
|
|
#define RK3399_CLK_I2S2_DIV 1016
|
|
#define RK3399_CLK_I2S2_FRAC 1015
|
|
#define RK3399_CLK_I2SOUT_SRC 1014
|
|
|
|
/*
|
|
* RK3568 clocks.
|
|
*/
|
|
|
|
#define RK3568_PLL_APLL 1
|
|
#define RK3568_PLL_DPLL 2
|
|
#define RK3568_PLL_CPLL 3
|
|
#define RK3568_PLL_GPLL 4
|
|
#define RK3568_PLL_VPLL 5
|
|
#define RK3568_PLL_NPLL 6
|
|
|
|
#define RK3568_ACLK_EMMC 121
|
|
#define RK3568_HCLK_EMMC 122
|
|
#define RK3568_BCLK_EMMC 123
|
|
#define RK3568_CCLK_EMMC 124
|
|
#define RK3568_TCLK_EMMC 125
|
|
#define RK3568_ACLK_PHP 173
|
|
#define RK3568_PCLK_PHP 175
|
|
#define RK3568_CLK_SDMMC0 177
|
|
#define RK3568_CLK_SDMMC1 179
|
|
#define RK3568_ACLK_GMAC0 180
|
|
#define RK3568_PCLK_GMAC0 181
|
|
#define RK3568_CLK_MAC0_2TOP 182
|
|
#define RK3568_CLK_MAC0_REFOUT 184
|
|
#define RK3568_CLK_GMAC0_PTP_REF 185
|
|
#define RK3568_ACLK_USB 186
|
|
#define RK3568_PCLK_USB 188
|
|
#define RK3568_CLK_SDMMC2 194
|
|
#define RK3568_ACLK_GMAC1 195
|
|
#define RK3568_PCLK_GMAC1 196
|
|
#define RK3568_CLK_MAC1_2TOP 197
|
|
#define RK3568_CLK_MAC1_REFOUT 199
|
|
#define RK3568_CLK_GMAC1_PTP_REF 200
|
|
#define RK3568_CLK_TSADC_TSEN 272
|
|
#define RK3568_CLK_TSADC 273
|
|
#define RK3568_SCLK_UART1 287
|
|
#define RK3568_SCLK_UART2 291
|
|
#define RK3568_SCLK_UART3 295
|
|
#define RK3568_SCLK_UART4 299
|
|
#define RK3568_SCLK_UART5 303
|
|
#define RK3568_SCLK_UART6 307
|
|
#define RK3568_SCLK_UART7 311
|
|
#define RK3568_SCLK_UART8 315
|
|
#define RK3568_SCLK_UART9 319
|
|
#define RK3568_CLK_I2C 326
|
|
#define RK3568_CLK_I2C1 328
|
|
#define RK3568_CLK_I2C2 330
|
|
#define RK3568_CLK_I2C3 332
|
|
#define RK3568_CLK_I2C4 334
|
|
#define RK3568_CLK_I2C5 336
|
|
#define RK3568_SCLK_GMAC0 386
|
|
#define RK3568_SCLK_GMAC0_RGMII_SPEED 387
|
|
#define RK3568_SCLK_GMAC0_RMII_SPEED 388
|
|
#define RK3568_SCLK_GMAC0_RX_TX 389
|
|
#define RK3568_SCLK_GMAC1 390
|
|
#define RK3568_SCLK_GMAC1_RGMII_SPEED 391
|
|
#define RK3568_SCLK_GMAC1_RMII_SPEED 392
|
|
#define RK3568_SCLK_GMAC1_RX_TX 393
|
|
|
|
#define RK3568_CPLL_125M 413
|
|
#define RK3568_CPLL_62P5M 414
|
|
#define RK3568_CPLL_50M 415
|
|
#define RK3568_CPLL_25M 416
|
|
#define RK3568_CPLL_100M 417
|
|
|
|
#define RK3568_SCLK_GMAC0_DIV_50 1005
|
|
#define RK3568_SCLK_GMAC0_DIV_5 1006
|
|
#define RK3568_SCLK_GMAC0_DIV_20 1007
|
|
#define RK3568_SCLK_GMAC0_DIV_2 1008
|
|
#define RK3568_SCLK_GMAC1_DIV_50 1009
|
|
#define RK3568_SCLK_GMAC1_DIV_5 1010
|
|
#define RK3568_SCLK_GMAC1_DIV_20 1011
|
|
#define RK3568_SCLK_GMAC1_DIV_2 1012
|
|
#define RK3568_GPLL_400M 1013
|
|
#define RK3568_GPLL_300M 1014
|
|
#define RK3568_GPLL_200M 1015
|
|
#define RK3568_GPLL_150M 1016
|
|
#define RK3568_GPLL_100M 1017
|
|
#define RK3568_CLK_OSC0_DIV_375K 1018
|
|
#define RK3568_CLK_OSC0_DIV_750K 1019
|
|
#define RK3568_GMAC0_CLKIN 1020
|
|
#define RK3568_GMAC1_CLKIN 1021
|
|
#define RK3568_XIN32K 1022
|
|
#define RK3568_XIN24M 1023
|
|
|
|
/* PMUCRU */
|
|
|
|
#define RK3568_PLL_PPLL 1
|
|
#define RK3568_PLL_HPLL 2
|
|
|
|
#define RK3568_CLK_RTC_32K 5
|
|
#define RK3568_CLK_I2C0 7
|
|
#define RK3568_CLK_RTC32K_FRAC 8
|
|
#define RK3568_SCLK_UART0 11
|
|
#define RK3568_CLK_USBPHY0_REF 19
|
|
#define RK3568_CLK_USBPHY1_REF 21
|
|
#define RK3568_CLK_PCIEPHY0_DIV 29
|
|
#define RK3568_CLK_PCIEPHY0_OSC0 30
|
|
#define RK3568_CLK_PCIEPHY0_REF 31
|
|
#define RK3568_CLK_PCIEPHY1_DIV 32
|
|
#define RK3568_CLK_PCIEPHY1_OSC0 33
|
|
#define RK3568_CLK_PCIEPHY1_REF 34
|
|
#define RK3568_CLK_PCIEPHY2_DIV 35
|
|
#define RK3568_CLK_PCIEPHY2_OSC0 36
|
|
#define RK3568_CLK_PCIEPHY2_REF 37
|
|
#define RK3568_CLK_PCIE30PHY_REF_M 38
|
|
#define RK3568_CLK_PCIE30PHY_REF_N 39
|
|
#define RK3568_PCLK_I2C0 45
|
|
#define RK3568_CLK_PDPMU 49
|
|
|
|
#define RK3568_PPLL_PH0 1021
|
|
|
|
/*
|
|
* RK3588 clocks.
|
|
*/
|
|
#define RK3588_PLL_AUPLL 4
|
|
#define RK3588_PLL_CPLL 5
|
|
#define RK3588_PLL_GPLL 6
|
|
#define RK3588_PLL_NPLL 7
|
|
#define RK3588_PLL_PPLL 8
|
|
|
|
#define RK3588_ACLK_BUS_ROOT 113
|
|
#define RK3588_CLK_UART1_SRC 168
|
|
#define RK3588_CLK_UART1_FRAC 169
|
|
#define RK3588_CLK_UART1 170
|
|
#define RK3588_SCLK_UART1 171
|
|
#define RK3588_CLK_UART2_SRC 172
|
|
#define RK3588_CLK_UART2_FRAC 173
|
|
#define RK3588_CLK_UART2 174
|
|
#define RK3588_SCLK_UART2 175
|
|
#define RK3588_CLK_UART3_SRC 176
|
|
#define RK3588_CLK_UART3_FRAC 177
|
|
#define RK3588_CLK_UART3 178
|
|
#define RK3588_SCLK_UART3 179
|
|
#define RK3588_CLK_UART4_SRC 180
|
|
#define RK3588_CLK_UART4_FRAC 181
|
|
#define RK3588_CLK_UART4 182
|
|
#define RK3588_SCLK_UART4 183
|
|
#define RK3588_CLK_UART5_SRC 184
|
|
#define RK3588_CLK_UART5_FRAC 185
|
|
#define RK3588_CLK_UART5 186
|
|
#define RK3588_SCLK_UART5 187
|
|
#define RK3588_CLK_UART6_SRC 188
|
|
#define RK3588_CLK_UART6_FRAC 189
|
|
#define RK3588_CLK_UART6 190
|
|
#define RK3588_SCLK_UART6 191
|
|
#define RK3588_CLK_UART7_SRC 192
|
|
#define RK3588_CLK_UART7_FRAC 193
|
|
#define RK3588_CLK_UART7 194
|
|
#define RK3588_SCLK_UART7 195
|
|
#define RK3588_CLK_UART8_SRC 196
|
|
#define RK3588_CLK_UART8_FRAC 197
|
|
#define RK3588_CLK_UART8 198
|
|
#define RK3588_SCLK_UART8 199
|
|
#define RK3588_CLK_UART9_SRC 200
|
|
#define RK3588_CLK_UART9_FRAC 201
|
|
#define RK3588_CLK_UART9 202
|
|
#define RK3588_SCLK_UART9 203
|
|
#define RK3588_ACLK_CENTER_ROOT 204
|
|
#define RK3588_ACLK_CENTER_LOW_ROOT 205
|
|
#define RK3588_HCLK_CENTER_ROOT 206
|
|
#define RK3588_CLK_50M_SRC 222
|
|
#define RK3588_CLK_100M_SRC 223
|
|
#define RK3588_CLK_150M_SRC 224
|
|
#define RK3588_CLK_200M_SRC 225
|
|
#define RK3588_CLK_250M_SRC 226
|
|
#define RK3588_CLK_400M_SRC 229
|
|
#define RK3588_CLK_500M_SRC 231
|
|
#define RK3588_CLK_700M_SRC 234
|
|
#define RK3588_ACLK_TOP_ROOT 256
|
|
#define RK3588_PCLK_TOP_ROOT 257
|
|
#define RK3588_ACLK_LOW_TOP_ROOT 258
|
|
#define RK3588_CLK_GPU_SRC 261
|
|
#define RK3588_CLK_GPU 262
|
|
#define RK3588_ACLK_VOP_ROOT 600
|
|
#define RK3588_ACLK_VOP 605
|
|
#define RK3588_ACLK_VOP_SUB_SRC 619
|
|
#define RK3588_CLK_PMU1_50M_SRC 639
|
|
#define RK3588_CLK_PMU1_100M_SRC 640
|
|
#define RK3588_CLK_PMU1_200M_SRC 641
|
|
#define RK3588_CLK_PMU1_400M_SRC 643
|
|
#define RK3588_PCLK_PMU1_ROOT 645
|
|
#define RK3588_PCLK_PMU0_ROOT 646
|
|
#define RK3588_HCLK_PMU_CM0_ROOT 647
|
|
#define RK3588_CLK_UART0_SRC 664
|
|
#define RK3588_CLK_UART0_FRAC 665
|
|
#define RK3588_CLK_UART0 666
|
|
#define RK3588_SCLK_UART0 667
|
|
#define RK3588_CLK_REF_PIPE_PHY0_OSC_SRC 674
|
|
#define RK3588_CLK_REF_PIPE_PHY0_PLL_SRC 677
|
|
#define RK3588_CLK_REF_PIPE_PHY0 680
|
|
|
|
#define RK3588_PLL_SPLL 1022
|
|
#define RK3588_XIN24M 1023
|
|
|
|
#define RK3588_SRST_PCIE4_POWER_UP 298
|
|
#define RK3588_SRST_P_PCIE4 303
|
|
#define RK3588_SRST_REF_PIPE_PHY0 572
|
|
#define RK3588_SRST_P_PCIE2_PHY0 579
|