107 lines
5.1 KiB
Text
107 lines
5.1 KiB
Text
Index: gdb/gdbserver/xtensa-xtregs.c
|
|
--- gdb/gdbserver/xtensa-xtregs.c.orig
|
|
+++ gdb/gdbserver/xtensa-xtregs.c
|
|
@@ -1,20 +1,25 @@
|
|
-/* Table mapping between kernel xtregset and GDB register cache.
|
|
- Copyright (C) 2007-2020 Free Software Foundation, Inc.
|
|
+/* Customized table mapping between kernel xtregset and GDB register cache.
|
|
|
|
- This file is part of GDB.
|
|
+ Customer ID=15128; Build=0x90f1f; Copyright (c) 2007-2010 Tensilica Inc.
|
|
|
|
- This program is free software; you can redistribute it and/or
|
|
- modify it under the terms of the GNU General Public License as
|
|
- published by the Free Software Foundation; either version 3 of the
|
|
- License, or (at your option) any later version.
|
|
+ Permission is hereby granted, free of charge, to any person obtaining
|
|
+ a copy of this software and associated documentation files (the
|
|
+ "Software"), to deal in the Software without restriction, including
|
|
+ without limitation the rights to use, copy, modify, merge, publish,
|
|
+ distribute, sublicense, and/or sell copies of the Software, and to
|
|
+ permit persons to whom the Software is furnished to do so, subject to
|
|
+ the following conditions:
|
|
|
|
- This program is distributed in the hope that it will be useful,
|
|
- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
- General Public License for more details.
|
|
+ The above copyright notice and this permission notice shall be included
|
|
+ in all copies or substantial portions of the Software.
|
|
|
|
- You should have received a copy of the GNU General Public License
|
|
- along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
+ THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
+ EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
+ MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
|
|
+ IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
|
|
+ CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
|
|
+ TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
|
|
+ SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. */
|
|
|
|
|
|
typedef struct {
|
|
@@ -28,10 +33,62 @@ typedef struct {
|
|
char* name
|
|
;} xtensa_regtable_t;
|
|
|
|
-#define XTENSA_ELF_XTREG_SIZE 4
|
|
+#define XTENSA_ELF_XTREG_SIZE 320
|
|
|
|
const xtensa_regtable_t xtensa_regmap_table[] = {
|
|
/* gnum,gofs,cpofs,ofs,siz,cp, dbnum, name */
|
|
- { 44, 176, 0, 0, 4, -1, 0x020c, "scompare1" },
|
|
+ { 75, 300, 8, 8, 4, -1, 0x0204, "br" },
|
|
+ { 76, 304, 12, 12, 4, -1, 0x020c, "scompare1" },
|
|
+ { 77, 308, 0, 0, 4, -1, 0x0210, "acclo" },
|
|
+ { 78, 312, 4, 4, 4, -1, 0x0211, "acchi" },
|
|
+ { 79, 316, 16, 16, 4, -1, 0x0220, "m0" },
|
|
+ { 80, 320, 20, 20, 4, -1, 0x0221, "m1" },
|
|
+ { 81, 324, 24, 24, 4, -1, 0x0222, "m2" },
|
|
+ { 82, 328, 28, 28, 4, -1, 0x0223, "m3" },
|
|
+ { 84, 336, 8, 40, 4, 0, 0x0030, "f0" },
|
|
+ { 85, 340, 12, 44, 4, 0, 0x0031, "f1" },
|
|
+ { 86, 344, 16, 48, 4, 0, 0x0032, "f2" },
|
|
+ { 87, 348, 20, 52, 4, 0, 0x0033, "f3" },
|
|
+ { 88, 352, 24, 56, 4, 0, 0x0034, "f4" },
|
|
+ { 89, 356, 28, 60, 4, 0, 0x0035, "f5" },
|
|
+ { 90, 360, 32, 64, 4, 0, 0x0036, "f6" },
|
|
+ { 91, 364, 36, 68, 4, 0, 0x0037, "f7" },
|
|
+ { 92, 368, 40, 72, 4, 0, 0x0038, "f8" },
|
|
+ { 93, 372, 44, 76, 4, 0, 0x0039, "f9" },
|
|
+ { 94, 376, 48, 80, 4, 0, 0x003a, "f10" },
|
|
+ { 95, 380, 52, 84, 4, 0, 0x003b, "f11" },
|
|
+ { 96, 384, 56, 88, 4, 0, 0x003c, "f12" },
|
|
+ { 97, 388, 60, 92, 4, 0, 0x003d, "f13" },
|
|
+ { 98, 392, 64, 96, 4, 0, 0x003e, "f14" },
|
|
+ { 99, 396, 68, 100, 4, 0, 0x003f, "f15" },
|
|
+ { 100, 400, 0, 32, 4, 0, 0x03e8, "fcr" },
|
|
+ { 101, 404, 4, 36, 4, 0, 0x03e9, "fsr" },
|
|
+ { 102, 408, 0, 112, 4, 3, 0x0300, "accx_0" },
|
|
+ { 103, 412, 4, 116, 4, 3, 0x0301, "accx_1" },
|
|
+ { 104, 416, 8, 120, 4, 3, 0x0302, "qacc_h_0" },
|
|
+ { 105, 420, 12, 124, 4, 3, 0x0303, "qacc_h_1" },
|
|
+ { 106, 424, 16, 128, 4, 3, 0x0304, "qacc_h_2" },
|
|
+ { 107, 428, 20, 132, 4, 3, 0x0305, "qacc_h_3" },
|
|
+ { 108, 432, 24, 136, 4, 3, 0x0306, "qacc_h_4" },
|
|
+ { 109, 436, 28, 140, 4, 3, 0x0307, "qacc_l_0" },
|
|
+ { 110, 440, 32, 144, 4, 3, 0x0308, "qacc_l_1" },
|
|
+ { 111, 444, 36, 148, 4, 3, 0x0309, "qacc_l_2" },
|
|
+ { 112, 448, 40, 152, 4, 3, 0x030a, "qacc_l_3" },
|
|
+ { 113, 452, 44, 156, 4, 3, 0x030b, "qacc_l_4" },
|
|
+ { 114, 456, 48, 160, 4, 3, 0x030d, "sar_byte" },
|
|
+ { 115, 460, 52, 164, 4, 3, 0x030e, "fft_bit_width" },
|
|
+ { 116, 464, 56, 168, 4, 3, 0x030f, "ua_state_0" },
|
|
+ { 117, 468, 60, 172, 4, 3, 0x0310, "ua_state_1" },
|
|
+ { 118, 472, 64, 176, 4, 3, 0x0311, "ua_state_2" },
|
|
+ { 119, 476, 68, 180, 4, 3, 0x0312, "ua_state_3" },
|
|
+ { 120, 480, 80, 192, 16, 3, 0x1008, "q0" },
|
|
+ { 121, 496, 96, 208, 16, 3, 0x1009, "q1" },
|
|
+ { 122, 512, 112, 224, 16, 3, 0x100a, "q2" },
|
|
+ { 123, 528, 128, 240, 16, 3, 0x100b, "q3" },
|
|
+ { 124, 544, 144, 256, 16, 3, 0x100c, "q4" },
|
|
+ { 125, 560, 160, 272, 16, 3, 0x100d, "q5" },
|
|
+ { 126, 576, 176, 288, 16, 3, 0x100e, "q6" },
|
|
+ { 127, 592, 192, 304, 16, 3, 0x100f, "q7" },
|
|
{ 0 }
|
|
};
|
|
+
|